Top all-time · #11783
Adiuvo Engineering website
Company blog · adiuvoengineering.com/posthardwareprogramming
Adiuvo Engineering website is the company blog at adiuvoengineering.com, writing about hardware and programming. Since 2022, 6 different Hacker News readers have linked it 44 times. It is still writing: the last post was on 2026-10-28, and you can follow it by feed.
The Embedded and FPGA specialists
What Hacker News says?
Submitted The FPGA turns 40 as a story · 166 points
HN discussionSubmitted Understanding Linear Feedback Shift Registers in FPGAs as a story · 74 points
HN discussionSubmitted FPGA, PCIe and XDMA – Building and Testing AMD SW Drivers as a story · 41 points
HN discussionSubmitted Understanding DFT and FFT as a story · 29 points
HN discussionSubmitted The Cordic Algorithm, Theory and FPGA Uses as a story · 23 points
HN discussionSubmitted Lots of resources to get started learning FPGA as a story · 3 points
HN discussionSubmitted GateMate European FPGA and open source tool chain as a story · 3 points
HN discussionSubmitted Fast Fourier Transform from Scratch as a story · 2 points
HN discussionSubmitted Image Processing in FPGA with Simulink and Versal as a story · 2 points
HN discussionSubmitted Boundary Scan in AMD FPGAs as a story · 2 points
HN discussionSubmitted FPGA Conference in UK as a story · 2 points
HN discussionSubmitted Cordic Algorithm from Scratch in FPGA as a story · 2 points
HN discussionSubmitted Deep dive of Agilex 5 Architecture as a story · 2 points
HN discussionSubmitted Not Just for AI, Developing for AMD Versal AI Engines Using Simulink for 2D FFTs as a story · 2 points
HN discussionSubmitted Using Embedded Linux for Motor Control on FPGA as a story · 2 points
HN discussionSubmitted Versal AI Edge – FPGA and AI Accelerate at more sensible price point as a story · 2 points
HN discussionSubmitted IT Infrastructure and Tools for a FPGA Start Up as a story · 2 points
HN discussionSubmitted Vitis Moves from Eclipse to VSCode as a story · 2 points
HN discussionSubmitted MicroZed Chronicles: A weekly blog exploring aspects of FPGA design as a story · 2 points
HN discussionSubmitted Embedded Linux UIO and AMD FPGA as a story · 2 points
HN discussionSubmitted Using RPI Pico for System and FPGA Integration as a story · 2 points
HN discussionSubmitted Debugging FPGAs with Python as a story · 1 points
HN discussionSubmitted A look at working with AMD Alveo accelerators and Python as a story · 1 points
HN discussionSubmitted Learn about AMD Versal, Network on Chip and Ddrmc as a story · 1 points
HN discussionSubmitted A Look at the OpenNIC a SmartNIC from AMD as a story · 1 points
HN discussionSubmitted PCEi, AMD FPGA, DMA and How to Write the SW as a story · 1 points
HN discussionSubmitted Debugging AMD Versal as a story · 1 points
HN discussionSubmitted Understanding PCIe Base Address Registers – Using Alveo as an Example as a story · 1 points
HN discussionSubmitted Adding HDL into Vivado IP Integrator Cleanly as a story · 1 points
HN discussionSubmitted Auto Running Scripts and Applications in Embedded Linux as a story · 1 points
HN discussion