Work in progress: 181,232 of 181,233 sites checked so far, more every week · updated 2 Nov 2026Missing a blog? Tell us

Top all-time · #15120

I

Intel

Company blog · techdecoded.intel.io/resourcesprogramminghardware

Intel is the company blog at techdecoded.intel.io, writing about programming and hardware. Since 2018, 5 different Hacker News readers have linked it 5 times, most often “Understanding the Instruction Pipeline”. No feed was found, so read it on the site itself.

No feed foundVisit the blog
5mentions?
5HN people?
2018–2020first – last linked?
Links on Hacker News per year · peak 3 in 2020

Too few sampled comments (1) to say how often HN recommends it.?

Why HN links it

The linked Intel piece is about RISC versus CISC processor design and whether RISC scales. The only comment discusses the history of instruction pipelining in CISC chips and does not judge the writing.

Summarised by Claude from a sample of 1 HN comments that link here. Each comment is marked recommending, critical or neutral (citing without judging); how this works.

Videos, podcasts, articles, and more on various topics like rendering, AI, and IoT help you improve your code and remove proprietary boundaries.

Most-linked posts?

  1. Understanding the Instruction Pipeline
    2 people · 2 mentions · first linked 2018-04-25

What Hacker News says?

  1. I was under the impression that CISC processors have utiliized instruction pipelining for a long time already. Here's what Wikipedia has to say about it: The terms CISC and RISC have become less meaningful with the continued evolution of both CISC and RISC designs and implementations. The first highly (or tightly) pipelined x86 implementations, the 486 designs from Intel, AMD, Cyrix, and IBM, supported every instruc…

    Comment linking /resources/understanding-the-instruction-pipeline/

    on “RISC Is Unscalable”
  2. Submitted New Threading Capabilities in Julia v1.3 – Unleashing the Power of Modern CPUs as a story · 8 points

    HN discussion
  3. Submitted Programming Data Parallel C++ as a story · 2 points

    HN discussion
  4. Submitted DPC++ for Intel Processor Graphics Architecture as a story · 2 points

    HN discussion
  5. Submitted Understanding the Instruction Pipeline as a story · 1 points

    HN discussion

Search all of HN for techdecoded.intel.io